# Flexible Transformer Based Multilevel Inverter Topologies 

Amin Ashraf Gandomi ${ }^{1, *}$, Saeid Saeidabadi ${ }^{1}$, Seyed Hossein Hosseini ${ }^{1,2}$, Ebrahim Babaei ${ }^{1}$, Yasser Ashraf Gandomi ${ }^{3}$<br>${ }^{1}$ Faculty of Electrical \& Computer Engineering, University of Tabriz, Tabriz, Iran<br>${ }^{2}$ Engineering Faculty, Near East University, 99138 Nicosia, North Cyprus, Mersin 10, Turkey<br>${ }^{3}$ Department of Mechanical, Aerospace and Biomedical Engineering, University of Tennessee, Knoxville, Tennessee 37996, USA<br>*aashrafg@gmail.com

Abstract: Cascaded multilevel inverters have been proposed that utilize transformers in the basic unit. The proposed inverters primarily serve to step up the input voltages in addition to using lower number of components in comparison to traditional multilevel inverters In order to generate all voltage levels (even and odd) at the output, three different algorithms are proposed to determine the magnitude of DC voltage sources and transformer turn ratios. Also, the basic inverter unit was further developed and two new flexible MLI structures have been obtained. The developed structures increase the input voltage with no need for an additional boost converter. Reduction in the number of power switches, the peak inverse voltage (PIV) and the number of DC voltage sources are other advantages of the proposed topologies. Also, a simple cost model was developed and the dimensionless cost coefficient was determined. The overall cost of the proposed MLIs was compared to the similar MLIs from the literature. It was shown that the proposed MLI decrease overall cost of system if the cost coefficient is selected appropriately. To verify the performance of proposed topologies simulated by the mathematical model; several lab-scale inverters were built and tested and good agreement was achieved.

## 1. Introduction

The renewable energy sources such as wind, solar and tidal energy in the form of hybrid energy systems are being integrated into the national energy grid via utilizing the grid-scale energy storage systems [1]. The hybrid systems usually include a variety of energy generation sources (e.g. photovoltaic (PV) and wind turbines) and energy storage devices (e.g. redox flow batteries) [2-4]. The schematic of the hybrid energy system has been shown in Fig. 1. One of the main components of the hybrid energy systems is the DC/AC power conversions as inverters. Several inverter topologies have been proposed that the multilevel inverters (MLIs) are among the most frequently used ones.


Fig. 1. Sample graph with blue (dotted), green (solid) and red (dashed) lines

The application of the MLIs results in some unique features such as the operation in high power and medium voltage ranges, the generation of the high quality output voltage with low total harmonic distortion (THD) and lower
standing voltage on switches [5, 6]. These superior properties have increased the application of the MLIs in hybrid energy systems as well as some other industries such as motor drives, flexible AC transmission systems (FACTS), electric vehicles, and many others [7, 8]. Three main types of the MLIs are diode clamped multilevel inverters (DCMLIs), flying capacitor multilevel inverters (FCMLIs) and cascaded multilevel inverters (CMLIs) [9]. In the DCMLIs, the desired output voltage is being generated through a combination of the voltage of capacitors connected in series. Beside large number of diodes that are used in DCMLIs, this type also suffers from non-uniformity of the voltage stresses on the clamped diodes, necessitating the application of the diodes with different ratings [10].

In FCMLIs configuration, there is no clamping diode and the output voltage is formed by combining the voltage of floating capacitors. Also in this type, to generate higher number of voltage levels, large number of flying capacitors are needed, which complicates the control strategy and the voltage balancing process [11-14].

The CMLIs are available in different types but the simplest form is the cascaded H-bridge (CHB) topology [15]. Relatively simple and modular structure has increased the application of this configuration. Also for this type, the voltage balancing of the capacitors is not cumbersome.

The MLIs can also be categorized as symmetric (equal input DC sources) and asymmetric (unequal input DC sources) structures [16]. In [17-23], different symmetric cascaded multilevel inverters have been presented. The main advantage of the symmetric inverters is the decreased number of different voltage magnitudes applied on the DC sources. However, they require large number of components and DC sources [26]. In order to increase the number of output voltage levels with lower number of power semiconductor devices, different asymmetric multilevel
inverters along with different algorithms to determine the magnitudes of DC voltage sources have been presented [2429]. In [24, 25] two cascaded multilevel inverters have been introduced that although the number of gate drivers have been decreased in these topologies; but the number of insulated gate bipolar transistors (IGBTs) and the overall cost has been increased since the bidirectional power switches have been utilized. In [26, 27], two new MLIs have been presented that in comparison to the previous topologies, requires lower number of DC voltage sources and power switches, but increases the variety of DC voltage sources and PIV of the switches. Different algorithms for determining the value of the input DC voltage sources with an attempt of increasing the number of output voltage levels have already been developed for some of the CMLIs discussed earlier. Also, the capability of the CMLIs operations under the symmetric and asymmetric DC voltage sources has already been demonstrated [28, 29]. The results presented in [16-29] demonstrate that the asymmetric cascaded H -bridge multilevel inverters generate high quality voltage waveform with lower THD utilizing the same number of DC voltage sources, in comparison to the symmetric topology. To increase the number of output voltage levels, multilevel inverters with coupled inductors have been presented that utilizes lower number of switches and DC sources in comparison to conventional cascaded H bridge multilevel inverters [30, 31]. Along with different types and configurations, several switching patterns have also been proposed for the MLIs. The most common switching algorithms are sinusoidal pulse width modulation (SPWM), selective harmonic elimination (SHE), and space vector modulation (SVM) [32-34].

In this paper, new topologies with symmetric and asymmetric configurations have been proposed for MLIs. Several algorithms for determining the magnitude of DC sources and turn ratio of the transformers is also proposed. The new topologies developed throughout this work have been implemented with the main idea of generating the multilevel voltages with higher gain while utilizing the minimum number of power electronic devices. These properties, all together, making the proposed inverters a potential device to be used in the renewable energy applications. In order to verify the validity of the proposed topology; lab-scale prototypes have been designed and built and the data have been compared to some previously established topologies.

## 2. The proposed inverters structures

The basic structure of the proposed multilevel inverters is shown in Fig. 2. In this structure, transformer is used for two main reasons. First, by using the transformer in the proposed inverter, this structure can produce more number of output voltage levels with lower number of switches and DC sources. Second, due to transformer's turn ratios in this structure, output voltage gain is more than one that is one of the main merits of this structure. According to transformer turn ratio $\left(\frac{n_{1}}{n_{2}}\right)$, the basic unit can generate 7 -
level voltage with unequal steps $\left(\left(1+\frac{n_{1}}{n_{2}}\right) V_{i n}, \frac{n_{1}}{n_{2}} V_{i n}, V_{i n}, 0\right.$,
$\left.-V_{i n},-\frac{n_{1}}{n_{2}} V_{i n},-\left(1+\frac{n_{1}}{n_{2}}\right) V_{\text {in }}\right)$ with input DC voltage of $V_{\text {in }}$
[35]. The switching pattern for the basic unit is as Table 1.
By adding the output voltage before the transformer and voltage across the primary winding of transformer, the output unequal seven-level voltage in basic unit is produced. Average voltage of the primary winding of transformer in the proposed inverter is calculated as follow:
$V_{\text {ave }}=\frac{1}{T} \int_{0}^{t_{1}} 0 d t+\int_{t_{1}}^{\frac{T}{2}-t_{1}} \frac{n_{1}}{n_{2}} V_{i n} d t$

$$
\begin{equation*}
+\int_{\frac{T}{2}-t_{1}}^{\frac{T}{2}+t_{1}} 0 d t+\int_{\frac{T}{2}+t_{1}}^{T-t_{1}}-\frac{n_{1}}{n_{2}} V_{i n} d t=0 \tag{1}
\end{equation*}
$$

According to (1), the average value of primary voltage of transformer is zero. Therefore, there is not saturation problem in the basic unit.

Table 1 Switching states in the basic unit

| Inverter <br> Output Voltage | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | $S_{5}$ | $S_{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left(\frac{n_{1}}{n_{2}}+1\right) V_{\text {in }}$ | on | off | on | off | off | on |
| $\frac{n_{1}}{n_{2}} V_{\text {in }}$ | off | on | on | off | off | on |
| $V_{\text {in }}$ | on | off | off | on | off | on |
| 0 | off <br> on | on | off | on | off | on |
| off | off | on | off |  |  |  |
| $-V_{\text {in }}$ | off | on | on | off | on | off |
| $-\frac{n_{1}}{n_{2}} V_{\text {in }}$ | on | off | off | on | on | off |
| $-\left(\frac{n_{1}}{n_{2}}+1\right) V_{\text {in }}$ | off | on | off | on | on | off |

In order to increase the number of output voltage levels, the basic unit shown in Fig. 2 was further improved based on the cascaded units, transformer and input voltage source.


Fig. 2. Basic unit of the proposed multilevel inverters

### 2.1. Cascaded multilevel inverter

The single-phase cascaded multilevel inverter proposed in this work consists of $n$ modules connected in series (Fig. 3). Three different algorithms are implemented for the inverter to determine the values of DC voltage sources and transformers' turn ratio. The generation of the maximum number of voltage levels (even and odd output levels) was the main design criteria within the various algorithms.


Fig. 3. The proposed cascaded multilevel inverter
2.1.1 First algorithm, symmetric cascaded structure $\left(P_{1}\right)$ : In this algorithm, the magnitudes of the input voltage sources as well as the turn ratio of the transformers are kept unchanged. The magnitude of the input voltage sources $\left(V_{i}\right)$ and the turn ratios $\left(\frac{n_{1, i}}{n_{2, i}}\right)$ of the transformers in $i^{\text {th }}$ basic unit are applied as the following:
$V_{i}=V_{\text {in }} \quad$ for $\quad i=1,2, \ldots, n$
$\frac{n_{1, i}}{n_{2, i}}=\frac{2}{1} \quad$ for $\quad i=1,2, \ldots, n$
The application of the new algorithm for the cascaded $n$-module inverter enables generating all the negative and positive voltage levels from 0 to $(3 n) V_{\text {in }}$ with the steps of $V_{i n}$. In this case, the switch-rate $\left(R_{s}\right)$, is calculated according to (4). Here, $V_{\text {stress }}$ and $I_{\text {stress }}$ represent the voltage and current stress levels of the switch, respectively.

$$
\begin{equation*}
R_{s}=V_{\text {stress }} \times I_{\text {stress }} \tag{4}
\end{equation*}
$$

According to (4), for the different switches, the following equations are used to calculate the voltage stress, current stress and rating of the switches.
$\left(S_{1, i}, S_{2, i}\right):\left\{\begin{array}{c}V_{\text {stress }}=V_{\text {in }} \\ I_{\text {stress }}=I_{\text {out }} \\ R_{s}=V_{\text {in }} \times I_{\text {out }}\end{array} \quad, i=1,2, \ldots, n\right.$

$$
\begin{align*}
& \left(S_{3, i}, S_{4, i}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=2 I_{\text {out }} \\
R_{s}=2 V_{\text {in }} \times I_{\text {out }}
\end{array}\right.  \tag{6}\\
& \left(S_{5, i}, i=1,2, \ldots, n\right.  \tag{7}\\
& \left.S_{6, i}\right):\left\{\begin{array}{cc}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=3 I_{\text {out }} & , i=1,2, \ldots, n \\
R_{s}=3 V_{\text {in }} \times I_{\text {out }}
\end{array}\right.
\end{align*}
$$

2.1.2 Second algorithm, asymmetric cascaded $\left(P_{2}\right)$ : In this algorithm, the values of the input voltage source are not equal but, the transformers' turn ratios are similar. The input voltage sources and turn ratios of the transformers are:
$V_{i}=7^{i-1} V_{\text {in }} \quad$ for $\quad i=1,2, \ldots, n$
$\frac{n_{1, i}}{n_{2, i}}=\frac{2}{1}$ for $\quad i=1,2, \ldots, n$

This algorithm assures that the proposed cascaded $n$ module inverter generates all the negative and positive voltage levels from 0 to $\left(\frac{7^{n}-1}{2}\right) V_{i n}$. The voltage stress, current stress and rating of the switches are calculated according to the following equations.
$\left(S_{1, i}, S_{2, i}\right):\left\{\begin{array}{c}V_{\text {stress }}=7^{i-1} V_{\text {in }} \\ I_{\text {stress }}=I_{\text {out }} \\ R_{s}=7^{i-1} V_{\text {in }} \times I_{\text {out }}\end{array} \quad, i=1,2, \ldots, n\right.$
$\left(S_{3, i}, S_{4, i}\right):\left\{\begin{array}{c}V_{\text {stress }}=7^{i-1} V_{\text {in }} \\ I_{\text {stress }}=2 I_{\text {out }} \\ R_{s}=2 \times 7^{i-1} \times V_{\text {in }} \times I_{\text {out }}\end{array} \quad, i=1,2, \ldots, n\right.$
$\left(S_{5, i}, S_{6, i}\right):\left\{\begin{array}{c}V_{\text {stress }}=7^{i-1} V_{\text {in }} \\ I_{\text {stress }}=3 I_{\text {out }} \\ R_{s}=3 \times 7^{i-1} \times V_{\text {in }} \times I_{\text {out }}\end{array} \quad, i=1,2, \ldots, n\right.$
2.1.3 Third algorithm, symmetric cascaded structure $\left(P_{3}\right)$ : In this mode, the values of the input voltage sources are kept constant with varying the transformers' turn ratios. The input voltage sources and turn ratios of the transformers are calculated as the following:
$V_{i}=V_{i n} \quad$ for $\quad i=1,2, \ldots, n \quad$ (13)
$\frac{n_{1, i}}{n_{2, i}}=\frac{\left(3^{i}-1\right)}{1} \quad$ for $\quad i=1,2, \ldots, n$
As a result, the proposed cascaded n-module inverter generates all the negative and positive voltage levels from 0 to $\frac{\left(3^{n+1}-3\right)}{2} V_{\text {in }}$. The voltage stress, current stress and rating of the switches are obtained using the following formulas.

$$
\begin{align*}
& \left(S_{1, i}, S_{2, i}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=I_{\text {out }} \\
R_{s}=V_{\text {in }} \times I_{\text {out }}
\end{array}, i=1,2, \ldots, n \quad(15)\right.  \tag{15}\\
& \left(S_{3, i}, S_{4, i}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=\left(3^{i}-1\right) I_{\text {out }} \\
R_{s}=\left(3^{i}-1\right) \times V_{\text {in }} \times I_{\text {out }}
\end{array} \quad, i=1,2, \ldots, n \quad(16)\right. \\
& \left(S_{5, i}, S_{6, i}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=3^{i} \times I_{\text {out }} \\
R_{s}=3^{i} \times V_{\text {in }} \times I_{\text {out }}
\end{array} \quad, i=1,2, \ldots, n \quad(17)\right. \tag{17}
\end{align*}
$$

The switching states for the three proposed algorithms are shown in Table $2(n=2)$.

### 2.2. Multilevel inverter developed from transformer ( $P_{4}$ )

The addition of two unidirectional power electronic switches and one low frequency transformer to the basic unit in each step, results in a new flexible topology for the multilevel inverter as depicted in Fig. 4.


Fig. 4. The proposed multilevel inverter developed from transformers

In this structure, the main objective is to generate the maximum output voltage levels (all the even and odd); therefore, the following algorithm is implemented to determine the turn ratios.

$$
\begin{equation*}
\frac{n_{1, i}}{n_{2, i}}=\frac{2^{i}}{1} \text { for } \quad i=1,2, \ldots, n \tag{18}
\end{equation*}
$$

All the negative and positive voltage levels from 0 to $\left(2^{n+1}-1\right) V_{\text {in }}$ are producible through the application of the new algorithm. The switching states in this structure are shown in Table 3.
Table 2 Switching states in the proposed cascaded inverter for the positive output voltage levels ( $n=2$ )

| $v_{o}$ | $\frac{S_{1,1}}{}$, | $\frac{S_{3,1}}{}$, | $\frac{S_{5,1}}{}$, | $\frac{S_{1,2}}{}$, | $S_{3,2}$, | $\frac{S_{5,2}}{}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $S_{2,1}$ | $\frac{S_{4,1}}{S_{6,1}}$ | $\frac{S_{2,2}}{S_{4,2}}$ | $\frac{S_{6,2}}{}$ |  |  |
| $V_{1}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| $\frac{n_{1,1}}{n_{2,1}} V_{1}$ | 1 | 0 | 0 | 0 | 0 | 0 |
| $\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}$ | 0 | 1 | 0 | 0 | 0 | 0 |
| $V_{2}-\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}$ | 0 | 1 | 0 | 0 | 0 | 0 |
| $V_{2}-\frac{n_{1,1}}{n_{2,1}} V_{1}$ | 1 | 0 | 1 | 1 | 0 | 0 |


| $V_{2}-V_{1}$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{2}$ | 0 | 1 | 1 | 1 | 0 | 0 |
| $V_{1}+V_{2}$ | 0 | 0 | 0 | 1 | 0 | 0 |
| $\frac{n_{1,1}}{n_{2,1}} V_{1}+V_{2}$ | 1 | 0 | 0 | 1 | 0 | 0 |
| $\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}+V_{2}$ | 0 | 1 | 0 | 1 | 0 | 0 |
| $\frac{n_{1,2}}{n_{2,2}} V_{2}-\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}$ | 0 | 0 | 1 | 0 | 1 | 0 |
| $\frac{n_{1,2}}{n_{2,2}} V_{2}-\frac{n_{1,1}}{n_{2,1}} V_{1}$ | 1 | 0 | 1 | 0 | 1 | 0 |
| $\frac{n_{1,2}}{n_{2,2}} V_{2}-V_{1}$ | 0 | 1 | 1 | 0 | 1 | 0 |
| $\frac{n_{1,2}}{n_{2,2}} V_{2}$ | 0 | 0 | 0 | 0 | 1 | 0 |
| $V_{1}+\frac{n_{1,2}}{n_{2,2}} V_{2}$ | 1 | 0 | 0 | 0 | 1 | 0 |
| $\frac{n_{1,1}}{n_{2,1}} V_{1}+\frac{n_{1,2}}{n_{2,2}} V_{2}$ | 0 | 1 | 0 | 0 | 1 | 0 |
| $\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}+\frac{n_{1,2}}{n_{2,2}} V_{2}$ | 1 | 1 | 0 | 0 | 1 | 0 |
| $\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}-\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}$ | 0 | 0 | 1 | 1 | 1 | 0 |
| $\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}-\frac{n_{1,1}}{n_{2,1}} V_{1}$ | 1 | 0 | 1 | 1 | 1 | 0 |
| $\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}-V_{1}$ | 0 | 1 | 1 | 1 | 1 | 0 |
| $\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}$ | 0 | 0 | 0 | 1 | 1 | 0 |
| $V_{1}+\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}$ | 1 | 0 | 0 | 1 | 1 | 0 |
| $\frac{n_{1,1}}{n_{2,1}} V_{1}+\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}$ | 0 | 1 | 0 | 1 | 1 | 0 |
| $\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}+\left(1+\frac{n_{1,2}}{n_{2,2}}\right) V_{2}$ | 1 | 1 | 0 | 1 | 1 | 0 |

Similar to previous cases, the following equations (19-21) are utilized to calculate the voltage stress, current stress and rating of the switches.

$$
\begin{align*}
& \left(S_{1}, S_{2}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=I_{\text {out }} \\
R_{s}=V_{\text {in }} \times I_{\text {out }}
\end{array} \quad\right. \text { (19) } \\
& \left(S_{3, i}, S_{4, i}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=2^{i} I_{\text {out }} \\
R_{s}=2^{i} \times V_{\text {in }} \times I_{\text {out }}
\end{array} \quad, i=1,2, \ldots, n\right.  \tag{20}\\
& \left(S_{5}, S_{6}\right):\left\{\begin{array}{c}
V_{\text {stress }}=V_{\text {in }} \\
I_{\text {stress }}=\left(2^{n+1}-1\right) I_{\text {out }} \\
R=\left(2^{n+1}-1\right) \times V_{1,} \times I
\end{array} \quad\right. \text { (21) } \tag{21}
\end{align*}
$$

Table 3 Switching states in the proposed inverter developed from transformer for the positive output voltage levels ( $n=2$ )

| $v_{o}$ | $S_{1} / \overline{S_{2}}$ | $S_{3,1} / \overline{S_{4,1}}$ | $S_{3,2} / \overline{S_{4,2}}$ | $S_{5} / \overline{S_{6}}$ |
| :--- | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| $V_{1}$ | 1 | 0 | 0 | 0 |
| $\frac{n_{1,1}}{n_{2,1}} V_{1}$ | 0 | 1 | 0 | 0 |
| $\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}$ | 1 | 1 | 0 | 0 |
| $\frac{n_{1,2}}{n_{2,2}} V_{1}$ | 0 | 0 | 1 | 0 |
| $V_{1}+\frac{n_{1,2}}{n_{2,2}} V_{1}$ | 1 | 0 | 1 | 0 |
| $\frac{n_{1,1}}{n_{2,1}} V_{1}+\frac{n_{1,2}}{n_{2,2}} V_{1}$ | 0 | 1 | 1 | 0 |
| $\left(1+\frac{n_{1,1}}{n_{2,1}}\right) V_{1}+\frac{n_{1,2}}{n_{2,2}} V_{1}$ | 1 | 1 | 1 | 0 |

### 2.3. Multilevel inverter developed from transformer $\left(P_{5}\right)$

The addition of two extra unidirectional power electronic switches and one DC source to the basic unit in each step results in a new configuration of multilevel inverter (Fig. 5) which is a flexible topology similar to the configuration $P_{4}$.


Fig. 5. The proposed multilevel inverter developed from input voltage sources

In order to achieve the maximum number of even and odd output levels, the following algorithm is utilized to determine the magnitude of the input voltage sources and turn ratios.
$V_{i}=\left(\frac{2^{i+1}-1}{3}\right) V_{i n} \quad$ for $\quad i=1,2, \ldots, n$
$\frac{n_{1}}{n_{2}}=\frac{2}{1}$
This algorithm guarantees the generation of the all negative and positive voltage levels from 0 to $\left(2^{n+1}-1\right) V_{i n}$. The switching states in this structure are shown in Table 4.

Table 4 Switching states in the proposed inverter developed from DC source for the positive output voltage levels ( $n=2$ ) | $v_{o}$ | $S_{1} / \overline{S_{2}}$ | $S_{3} / \overline{S_{4}}$ | $S_{5,1} / \overline{S_{6,1}}$ | $S_{5,2} / \overline{S_{6,2}}$ |
| :--- | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| $V_{1}$ | 1 | 0 | 0 | 0 |

| $2 V_{1}$ | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- |
| $3 V_{1}$ | 1 | 1 | 0 | 0 |
| $3\left(V_{2}-V_{1}\right)$ | 0 | 0 | 1 | 0 |
| $2\left(V_{2}-V_{1}\right)+V_{2}$ | 1 | 0 | 1 | 0 |
| $2 V_{2}+\left(V_{2}-V_{1}\right)$ | 0 | 1 | 1 | 0 |
| $3 V_{2}$ | 1 | 1 | 1 | 0 |

In the similar manner to the previous cases, the voltage stress, the current stress and rating of the switches are calculated.
$\left(S_{1}, S_{2}\right):\left\{\begin{array}{c}V_{\text {stress }}=V_{\text {in }} \\ I_{\text {stress }}=I_{\text {out }} \\ R_{s}=V_{\text {in }} \times I_{\text {out }}\end{array}\right.$
$\left(S_{3}, S_{4}\right):\left\{\begin{array}{c}V_{\text {stress }}=V_{\text {in }} \\ I_{\text {stress }}=2 I_{\text {out }} \\ R_{s}=2 V_{\text {in }} \times I_{\text {out }}\end{array}\right.$
$\left(S_{5, i}, S_{6, i}\right):\left\{\begin{array}{c}V_{\text {stress }}=V_{i+1}-V_{i} \\ I_{\text {stress }}=3 I_{\text {out }} \\ R_{s}=3\left(V_{i+1}-V_{i}\right) \times I_{\text {out }}\end{array} \quad, i=1,2, \ldots,(n-1)\right.$
$\left(S_{5, n}, S_{6, n}\right):\left\{\begin{array}{c}V_{\text {stress }}=V_{n} \\ I_{\text {stress }}=3 I_{\text {out }} \\ R_{s}=3 V_{n} \times I_{\text {out }}\end{array}\right.$
The characteristics of the proposed multilevel inverters are summarized in Table 5. In this Table, $N_{\text {IGBT }}$, $N_{\text {source }}, N_{\text {level }}$ and $G_{V}$ refer to the number of IGBTs, DC sources, generated voltage levels and voltage gain respectively.

## 3. Comparison

In this section, the implementation of the new topologies developed in this work have been compared to some of the popular multilevel inverters presented in the literature [16, 17, 23-29] to elucidate the advantages being offered through the utilization of the new multilevel inverter topologies. In this comparison the multilevel inverters selected from the literature have been labeled as $R_{1}-R_{4}$
[17], $R_{5}$ [23], $R_{6}$ [24], $R_{7}$ [25], $R_{8}$ [27], $R_{9}$ [28], $R_{10}-R_{13}$ [16], $R_{14}-R_{17}$ [29], $R_{18}-R_{20}$. [26]; and they have been demonstrated based on the number of generated voltage levels. For the multilevel inverters selected from the literature; the optimal structure ( $R_{6}$ and $R_{7}$ ) and the best performance ( $R_{9}$ ) have been considered as the main criteria for adopting the particular inverter. The characteristics of the inverters from the literature are shown in Table 6.

The comparison of the different multilevel structures is performed in terms of the number of IGBTs, the number of input DC sources, PIV and the rating of the structures that are presented in Fig. 6 (a), (b), (c) and (d) respectively.

The application of the proposed multilevel inverter provides some noticeable benefits. First, it results in reduced number of IGBTs ( $P_{4}$ and $P_{5}$ along with $R_{8}$; Fig. 6(a)).

Second, it utilizes lower number of DC sources ( $P_{4}$ with only one DC source and $P_{2}$ in other cases; Fig. 6(b)). Third, it reduces the voltage stress level imposed on the switches during operation ( $P_{4}$, Fig. 6(c)). Fourth, it has less switch rating in comparison to other multilevel inverters ( $P_{4}$; Fig. $6(\mathrm{~d})$ ). The voltage gain of the proposed inverters is another important factor that should be considered. Fig. 6(e) compares the output voltage gain ( $G_{V}$ ) of the proposed topologies with the other multilevel inverters. According to Fig. 6(e), the application of the new inverter, $P_{4}$, results in higher output voltage gain. Within Fig. 6, the x-axis ( $N_{\text {level }}$ ) has been developed to 100 solely for better illustrating the concept where as it is more common to extend this axis less than that.

Also, it is critical to compare the cost of the proposed inverters to other MLIs from the literature. The cost of the multilevel inverter can be approximated assuming a linear correlation between the overall cost with the number of the major components (e.g. IGBTs, DC voltage sources and transformers). Therefore, to assess the cost associated with the MLI, a simplified cost coefficient ( $G_{c}$ ) is defined according to (28).
$G_{c}=\sum_{i=1}^{N_{\text {IGBT }}} a_{i}+\sum_{j=1}^{N_{\text {samue }}} b_{j}+\sum_{l=1}^{N_{\text {tunastomer }}} c_{l}$
In (27) $N_{I G B T}, N_{\text {source }}$ and $N_{\text {transfomer }}$ refer to the number of IGBTs, DC sources and transformers; and $a_{i}, b_{j}$ and $c_{l}$ are the cost associated with each component within the MLI structure. Equation (28) can be further simplified assuming an average cost for the similar components used in the MLI structure.
$G_{c}=\bar{a} N_{\text {IGBT }}+\bar{b} N_{\text {source }}+\bar{c} N_{\text {trronsfomer }}$
In (29), $\bar{a}, \bar{b}$ and $\bar{c}$ are the average cost of corresponding components. According to Fig. 6, the application of the proposed structures results in reduced number of IGBTs and switch ratings. Therefore, in the cost analysis, further simplification has been applied to (29) via considering the voltage sources and transformers only.

$$
G_{c}=N_{\text {source }}+\left(\frac{\bar{c}}{\bar{b}}\right) N_{\text {tronsformer }}=N_{\text {source }}+k N_{\text {tronsfomer }}
$$

In (30), $k$ is a dimensionless cost coefficient representing the ratio of the average cost of a single transformer to the average cost of a voltage source. A comparative cost analysis has been conducted as a function of $k$ between the MLIs proposed in this work and the ones adopted form the literature $\left(R_{1}-R_{20}\right)$. Fig. 7 and Fig. 8 represent the range of $k$ values that the application of the proposed MLIs would be cost beneficial in comparison to the MLIs selected from the literature.

## 4. Experimental results

Several laboratory-scale prototypes for various topologies of the inverters introduced in this work were designed and built to verify the operation of the proposed inverters (Fig. 9(a)). In this section, from three proposed multilevel inverter with five proposed algorithms ( $P_{1}-P_{5}$ ),

13-level of $P_{1}$, 25-level of $P_{3}$ and 15-level of $P_{5}$ were chosen. For the prototypes configuration, the BUP306D (with an internal anti-parallel diode, voltage rating of 1200 V and current rating of 23A) IGBTs were used as the switching devices and ATMEGA32 AVR microcontroller was used to manipulate all the switches.

For 13-level and 15-level output voltages of the proposed inverters (modulation index of 0.9), VAPD PWM control method with the switching frequency of 5 kHz was applied [35]. Therefore a PWM voltage waveform for 13 levels of $P_{1}$ and 15 levels of $P_{5}$ were generated and the results are shown in Figs. 9(b)-(d) and 10 respectively. It is important to note that, output waveforms are resulted without using any output filters.

The generation of the higher number of voltage levels results in the lower values of THD of the output voltage waveform based on the acceptable THD range determined by the IEEE-519 standard [36]. Accordingly, fundamental frequency switching control strategy with the fundamental frequency of 50 Hz for the 25 -level output voltage was utilized. Following this strategy, a staircase voltage waveform was generated and the results are shown in Fig. 11.

According to Figs. 9-11, the proposed inverters produce an output voltage waveform with 13 levels, 25 levels and 15 levels with maximum output level of 300 V (by two input voltages of 50 V ), 240 V (by two input voltages of 20 V ) and 350 V (by two input voltages of 50 V and 116 V ). Therefore, voltage gains in these states are 3, 6 and 2.1, respectively.

For 13, 25 and 15 levels of output voltage, the magnitudes of the output and input power is $(109.7 \mathrm{~W}$, $121.57 W),(162.28 W, 177.74 W)$ and $(113.53 W, 125.31 W)$, respectively. As a result, the efficiencies are $90.24 \%, 91.3 \%$ and $90.6 \%$ for each case respectively. Table 7 shows the summarized parameters of the proposed inverters in prototypes.

## 5. Conclusion

In this paper, a symmetric and two asymmetric cascaded transformer-based topologies were proposed for multilevel inverters. The basic unit of the inverter was further developed via the addition of low frequency transformers and DC voltage sources and therefore two new flexible MLI structures were proposed. Reduced number of switches and DC sources and low value of PIV and inverter switches' rating besides voltage boosting ability are the main features of the proposed topologies. The application of the proposed algorithms results in producing all the even and odd positive and negative voltage levels, for a given number of DC voltage sources and IGBTs. Also, a simple cost analysis was conducted and the dimensionless cost coefficient was calculated and it was shown that the proposed inverter is capable of decreasing the overall cost of the system if the cost coefficient, $k$, is selected within the particular range. In order to validate the predicted performance of the inverter, laboratory-scale inverters were designed and assembled and the performance was validated for three different representative cases of 13,25 and 15 levels of voltage and good agreement was achieved.

Table 5 The characteristics of the proposed multilevel inverters

| Inverter <br> types | $N_{\text {lGBT }}$ | $N_{\text {source }}$ | PIV | $R_{s}$ | Voltage gain ( $\left.G_{V}\right)$, [35] |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $P_{1}$ | $N_{\text {level }}-1$ | $\frac{N_{\text {level }}-1}{6}$ | $\left(N_{\text {level }}-1\right) V_{\text {in }}$ | $2\left(N_{\text {level }}-1\right) \times V_{\text {in }} \times I_{\text {out }}$ | 3 |
| $P_{2}$ | $\frac{6 \ln \left(N_{\text {level }}\right)}{\ln 7}$ | $\frac{\ln \left(N_{\text {level }}\right)}{\ln 7}$ | $\left(N_{\text {level }}-1\right) V_{\text {in }}$ | $2\left(N_{\text {level }}-1\right) V_{\text {in }} \times I_{\text {out }}$ | 3 |
| $P_{3}$ | $\frac{6 \ln \left(N_{\text {level }}+2\right)-6 \ln 3}{\ln 3}$ | $\frac{\ln \left(N_{\text {level }}+2\right)-\ln 3}{\ln 3}$ | $\frac{6 \ln \left(N_{\text {level }}+2\right)-6 \ln 3}{\ln 3}$ | $2\left(N_{\text {level }}-1\right) V_{\text {in }} \times I_{\text {out }}$ | $\frac{\left(N_{\text {level }}-1\right) \ln 3}{2\left(\ln \left(N_{\text {level }}+2\right)-\ln 3\right)}$ |
| $P_{4}$ | $\frac{2 \ln \left(N_{\text {level }}+1\right)}{\ln 2}$ | 1 | $\frac{2 \ln \left(N_{\text {level }}+1\right)}{\ln 2} V_{\text {in }}$ | $2\left(N_{\text {level }}-3\right) V_{\text {in }} \times I_{\text {out }}$ | $\frac{N_{\text {level }}-1}{2}$ |
| $P_{5}$ | $\frac{2 \ln \left(N_{\text {level }}+1\right)}{\ln 2}$ | $\frac{\ln \left(N_{\text {level }}+1\right)-2 \ln 2}{\ln 2}$ | $\frac{4 N_{\text {level }}-10}{3} V_{\text {in }}$ | $3\left(N_{\text {level }}-3\right) V_{\text {in }} \times I_{\text {out }}$ | $\frac{3\left(N_{\text {level }}-1\right) \ln 2}{2\left(N_{\text {level }}-1\right) \ln 2-2 \ln \left(N_{\text {level }}+1\right)}$ |

Table 6 The characteristics of the proposed multilevel inverters

| Types | $N_{\text {IGBT }}$ | $N_{\text {source }}$ | PIV | $R_{s}$ | Voltage Gain ( $G_{V}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $R_{1}$, [17] | $2\left(N_{\text {level }}-1\right)$ | $\frac{\left(N_{\text {tevel }}-1\right)}{2}$ | $2\left(N_{\text {level }}-1\right) V_{d c}$ | $2\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{2}$, [17] | $4\left(\frac{\ln \left(N_{\text {level }}+1\right)}{\ln 2}-1\right)$ | $\left(\frac{\ln \left(N_{\text {level }}+1\right)}{\ln 2}-1\right)$ | $2\left(N_{\text {level }}-1\right) V_{d c}$ | $2\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{3}$, [17] | $4\left(\frac{\ln \left(\frac{N_{\text {level }}-1}{2}\right)}{\ln 3}+1\right)$ | $\left(\frac{\ln \left(\frac{N_{\text {level }}-1}{2}\right)}{\ln 3}+1\right)$ | $2\left(N_{\text {level }}-1\right) V_{d c}$ | $2\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{4}$, [17] | $\frac{4 \ln N_{\text {level }}}{\ln 3}$ | $\frac{\ln N_{\text {level }}}{\ln 3}$ | $2\left(N_{\text {level }}-1\right) V_{d c}$ | $2\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{5}$, [23] | $2\left(N_{\text {level }}-1\right)$ | $\left(N_{\text {level }}-1\right)$ | $2\left(N_{\text {level }}-1\right) V_{d c}$ | $2\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | $\frac{1}{2}$ |
| $R_{6}$, [24] | $\ln \left(N_{\text {level }}\right) \times \frac{8}{\ln 5}$ | $\frac{\ln \left(N_{\text {leevel }}\right)}{\ln 3}$ | $\frac{3}{2}\left(N_{\text {level }}-1\right) V_{d c}$ | $\frac{3}{2}\left(N_{l \text { level }}-1\right) V_{d c} I_{o u t}$ | 1 |
| $R_{7},[25]$ | $\frac{6 \ln \left(N_{\text {level }}\right)}{\ln (5)}$ | $\frac{2 \ln \left(N_{\text {level }}\right)}{\ln (5)}$ | $\frac{5}{4}\left(\mathrm{~N}_{\text {level }}-1\right) V_{d c}$ | $\frac{5}{4}\left(\mathrm{~N}_{\text {level }}-1\right) V_{d c} I_{\text {out }}$ | 1 |
| $R_{8}$, [27] | $\frac{2 \ln \left(N_{\text {lerel }}+1\right)}{\ln (2)}$ | $\frac{\ln \left(N_{\text {level }}+1\right)}{\ln (2)}-1$ | $12\left(5^{\left.\frac{1}{2} \frac{\ln \left(\frac{\ln \text { (evel }}{}(1)-3\right)}{\ln 2}-3\right)} V_{d c}\right.$ |  | $\frac{4 \times 5^{\left.\frac{1}{2} \frac{\ln \left(N_{\text {level }}+1\right)}{\ln (2)}-3\right)}}{5^{\frac{1}{2}\left(\frac{\ln \left(N_{\text {tere }}+1\right)}{\ln (2)}-1\right)}-1}$ |
| R9, [28] | $\frac{6 \ln N_{\text {leerel }}}{\ln (7)}$ | $\frac{2 \ln N_{\text {level }}}{\ln (7)}$ | $2\left(N_{\text {level }}-1\right) V_{d c}$ | $2\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{10}$, [16] | $\frac{5}{6}\left(N_{\text {level }}-3\right)+6$ | $\frac{1}{2}\left(N_{\text {level }}-3\right)+1$ | $\left(\frac{7}{2}\left(N_{\text {level }}-3\right)+6\right) V_{d c}$ | $\left(\frac{7}{2}\left(N_{\text {level }}-3\right)+6\right) V_{d c} I_{\text {out }}$ | 1 |
| $R_{11}$, [16] | $\frac{5}{12}\left(N_{\text {level }}+3\right)+6$ | $\frac{1}{4}\left(N_{\text {level }}+3\right)+1$ | $\left(\frac{10}{3}\left(N_{\text {level }}+3\right)-13\right) V_{d c}$ | $\left(\frac{10}{3}\left(N_{\text {level }}+3\right)-13\right) V_{d c} I_{\text {out }}$ | 1 |
| $R_{12},[16]$ | $\frac{5 \ln \left(\frac{N_{\text {level }}-4}{5}\right)}{\ln (3)}+11$ | $\frac{3 \ln \left(\frac{N_{\text {level }}-4}{5}\right)}{\ln (3)}+4$ | $\left(\frac{82 N_{\text {level }}-263}{5}\right) V_{d c}$ | $\left(\frac{82 N_{\text {level }}-363}{5}\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{13}$, [16] | $\frac{5 \ln \left(N_{\text {terel }}+5\right)}{\ln (2)}-9$ | $\frac{3 \ln \left(N_{\text {level }}+5\right)}{\ln (2)}-8$ | $\left(\frac{7 N_{\text {level }}-9}{2}\right) V_{d c}$ | $\left(\frac{7 N_{\text {level }}-9}{2}\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{14}$, [29] | $\frac{3}{2}\left(N_{l \text { level }}-1\right)$ | $\frac{1}{2}\left(N_{\text {level }}-1\right)$ | $\frac{5}{2}\left(N_{l e v e l}-1\right) V_{d c}$ | $\frac{5}{2}\left(N_{\text {level }}-1\right) V_{d c} I_{\text {out }}$ | 1 |
| $R_{15}$, [29] | $\frac{6 \ln N_{\text {level }}}{\ln 5}$ | $\frac{2 \ln N_{\text {leeve }}}{\ln 5}$ | $\frac{5}{2}\left(N_{\text {level }}-1\right) V_{d c}$ | $\frac{5}{2}\left(N_{\text {level }}-1\right) V_{d c} I_{\text {out }}$ | 1 |
| $R_{16}$, [29] | $3\left(\frac{\ln \left(N_{\text {terel }}+1\right)}{\ln 2}-1\right)$ | $\left(\frac{\ln \left(N_{\text {tevel }}+1\right)}{\ln 2}-1\right)$ | $\frac{16}{3}\left(\frac{N_{\text {tevel }}-1}{2}\right) V_{d c}$ | $\frac{16}{3}\left(\frac{N_{\text {level }}-1}{2}\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{17}$, [29] | $\frac{6 \ln N_{\text {level }}}{\ln 7}$ | $\frac{2 \ln N_{\text {level }}}{\ln 7}$ | $\frac{8}{3}\left(N_{l \text { level }}-1\right) V_{d c}$ | $\frac{8}{3}\left(N_{\text {level }}-1\right) V_{d c} I_{\text {out }}$ | 1 |
| $R_{18}$, [26] | $N_{\text {teere }}+3$ | $\frac{1}{2}\left(N_{\text {level }}-1\right)$ | $3\left(N_{\text {level }}-1\right) V_{d c}$ | $3\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |
| $R_{19}$, [26] | $\frac{2 \ln \left[2\left(N_{\text {level }}+1\right)\right]}{\ln 2}$ | $\frac{\ln \left(N_{\text {level }}+1\right)}{\ln 2}-1$ | $3\left(N_{\text {level }}-1\right) V_{d c}$ | $3\left(N_{\text {level }}-1\right) V_{\text {dc }} I_{\text {out }}$ | 1 |



Fig. 6. Comparison among the different components of the proposed inverter with the inverters adopted from the literature (a) variation of $N_{I G B T}$ versus $N_{\text {level }}$, (b) variation of $N$ $\qquad$ versus $N_{\text {level }},(c)$ variation of PIV versus $N_{\text {level }},(d)$ variation of $R_{s}$ versus $N_{\text {level }}$ (e) comparison of $G_{V}$ versus $N_{\text {level }}$


Fig. 7. Variation of $G_{c}$ for different values of $k$
(a) proposed inverter $P_{1}$,(b) proposed inverter $P_{2},(\boldsymbol{c})$ proposed inverter $P_{3},(\boldsymbol{d})$ proposed inverter $P_{4}$


Fig. 8. Variation of $G_{c}$ for different values of $k$ for proposed inverter $P_{5}$


Fig. 9. (a) Prototype of the proposed inverters; Output voltage levels in 13 -level of $P_{1}$ with 0.45 power factor ( $69 \Omega$ and 490 mH ), (b) Output voltage of first module, (c) Output voltage of second module,(d) Output voltage and current of inverter


Fig. 10. Output voltage levels of inverter in 15 -level of $P_{5}$ with 0.4 power factor ( $72 \Omega$ and 590 mH )


Fig. 11. Output voltage levels and current in 25 -level of $P_{5}$ with 0.75 power factor ( $101 \Omega$ and 322 mH )
(a) Output voltage of first module, (b) Output voltage of second module, (c) Output voltage and current of inverter

Table 7 Summarized parameters of proposed inverters in laboratory prototypes

| Inverter types | Control <br> method | Input voltage <br> $[\mathrm{V}]$ | Output <br> voltage[V] | Voltage gaim | Transformer <br> turn ratio | THD (\%) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13 level of P1 | PWM | 50,50 | 300 | 3 | $2: 1,2: 1$ | 9.16 |
| 25 level of P3 | fundamental <br> frequency <br> switching | 20,20 | 240 | 6 | $2: 1,8: 1$ | 3.43 |
| 15 level of P5 | PWM | 50,116 | 350 | 2.1 | $2: 1$ | 7.64 |

## 6. References

7. [1] Khan, F. A., Pal, N., Saeed, S. H.: 'Review of solar photovoltaic and wind hybrid energy systems for sizing strategies optimization techniques and cost analysis methodologies', Renewable and Sustainable Energy Reviews, 2018, 92, pp. 937-947
8. [2] Rajbongshi, R., Borgohain, D., Mahapatra, S.: ' Optimization of PV-biomass-diesel and grid base hybrid energy systems for rural electrification by using HOMER', Energy, 2017, 126, 461-474
9. [3] Yu, J., Dou, C., Li, X.: 'MAS-Based Energy Management Strategies for a Hybrid Energy Generation System', IEEE Trans. Ind. Electron., 2016, 63, (6), pp. 3756-3764
10. [4] Guggenberger, J. D., Elmore, A. C., Tichenor, J. L., Crow, M. L.: 'Performance Prediction of a Vanadium Redox Battery for Use in Portable, Scalable Microgrids', IEEE Trans. Smart Grid., 2012, 3, (4), pp. 2109-2116
11. [5] Nabae, A., Takahashi, I., Akagi, H.: 'A new neutral-point-clamped PWM inverter', IEEE Trans. industry applications, 1981, (5), pp. 518-523.
12. [6] Saeidabadi, S., Ashraf Gandomi, A., Hosseini, S.H., Sabahi, M., Ashraf Gandomi, Y.: 'New improved three-phase hybrid multilevel inverter with reduced number of components', IET Power Electron., 2017, 10, (12), pp.1403-1412
13. [7] Agrawal, R. and Jain, S.: 'Multilevel inverter for interfacing renewable energy sources with low/medium-and high-voltage grids', IET Renewable Power Gen., 2017, 11, (14), pp.1822-1831.
14. [8] Umesh, B. S., Sivakumar, K.: 'Multilevel Inverter Scheme for Performance Improvement of Pole-PhaseModulated Multiphase Induction Motor Drive', IEEE Trans. Ind. Electron, 2016, 63, (4), pp. 2036-2043
15. [9] Khomfoi, S., Tolbert, L. M.: 'Multilevel power converters', Power electronics handbook,2007, pp. 451482
16. [10] Marchesoni, M., Tenca, P.: 'Diode-clamped multilevel converters: a practicable way to balance DClink voltages', IEEE Trans. Ind. Electron., 2002, 49, (4), pp. 752-765
17. [11] Ashraf Gandomi, A., Varesi, K., Hosseini, S. H.: 'Control strategy applied on double flying capacitor multi-cell inverter for increasing number of generated voltage levels', IET Power Electron., 2015, 8, (6), pp. 887-897
18. [12]Peng, F. Z.: 'A generalized multilevel inverter topology with self voltage balancing', IEEE Trans. Ind. 2001, 37, (2), pp. 611-618
19. [13] Nami, A., Zare, F., Ghosh, A., Blaabjerg, F.: 'A hybrid cascade converter topology with seriesconnected symmetrical and asymmetrical diode clamped h-bridge cells', IEEE Trans. Power Electron., 2011, 26, (1), pp. 51-65
20. [14] Amini, J., Viki, A. H., Radan, A., Moallem, M.: 'A General Active Capacitor Voltage Regulating Method for L-Level M-Cell N-Phase Flying Capacitor Multilevel Inverter With Arbitrary DC Voltage Distribution', IEEE Trans. Ind. Electron, 2016, 63, (5), pp. 2659-2668
21. [15] Malinowski, M., Gopakumar, K., Rodriguez, J., Perez, M. A.: 'A survey on cascaded multilevel inverters', IEEE Trans. Ind. Electron., 2010, 57, (7), pp. 2197-2206
22. [16] Babaei, E., Laali, S., Bayat, Z.: 'A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches', IEEE Trans. Ind. Electron., 2015, 62, (2), pp. 922-929
23. [17]Lai, Y. S., Shyu, F. S.: 'Topology for hybrid multilevel inverter', IEEE Proceedings Electric Power Applications, 2002, 149, (6), pp. 449-458
24. [18] Oskuee, M. R. J., Karimi, M., Ravadanegh, S. N., Gharehpetian, G. B.: 'An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter With Lower Number of Circuit Devices', IEEE Trans. Ind. Electron., 2015, 62, (11), pp. 6965-6973
25. [19]Gupta, K. K., Jain, S.: 'A Novel Multilevel Inverter Based on Switched DC Sources', IEEE Trans. Ind. Electron., 2014, 61, (7), pp. 3269-3278
26. [20]Najafi, E., Yatim, A. H. M.: 'Design and Implementation of a New Multilevel Inverter Topology', IEEE Trans. Ind. Electron., 2012, 59, (11), pp. 4148-4154
27. [21] Kangarlu, M. F., Babaei, E., Laali, S.: 'Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources', IET Power Electron., 2012, 5, (5), pp. 571-581
28. [22]Chattopadhyay, S. K., Chakraborty, C.: 'A New Multilevel Inverter Topology With Self-Balancing Level Doubling Network', IEEE Trans. Ind. Electron., 2014, 61, (9), pp. 4622-4631
29. [23] Waltrich, G., Barbi, I.: 'Three-phase cascaded multilevel inverter using power cells with two inverter legs in series', IEEE Trans. Ind. Appl., 2010, 57, (8), pp. 2605-2612
30. [24]Ebrahimi, J., Babaei, E., Gharehpetian, G. B.: 'A New Multilevel Converter Topology With Reduced Number of Power Electronic Components', IEEE Trans. Ind. Electron., 2012, 59, (2), pp. 655-667
31. [25] Shalchi Alishah, R., Nazarpour, D., Hosseini, S. H., Sabahi, M.: 'Reduction of Power Electronic Elements in Multilevel Converters Using a New Cascade Structure', IEEE Trans. Ind. Electron., 2015, 62, (1), pp. 256-269
32. [26]Babaei, E., Hosseini, S.H.: 'New cascaded multilevel inverter topology with minimum number of switches', Elsevier Journal of Ene. Conv and Man., 2009, 50, (11), pp. 2761-2767
33. [27]Babaei, E., Alilu, S., Laali, S.: 'A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge', IEEE Trans. Ind. Electron., 2014, 61, (8), pp. 3932-3939
34. [28] Babaei, E., Laali S., Alilu, S.: 'Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units', IEEE Trans. Ind. Electron., 2014, 61, (12), pp. 6664-6671
35. [29] Mokhberdoran, A., Ajami, A.: 'Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology', IEEE Trans. Power Electron., 2014, 29, (12), pp. 6712-6724
36. [30]Li, Z., Wang, P., Li, Y., Gao, F.: 'A Novel SinglePhase Five-Level Inverter With Coupled Inductors', IEEE Trans. Power Electron., 2012, 27, (6), pp. 27162725
37. [31]Banaei, M. R., Khounjahan H., Salary, E.: 'Singlesource cascaded transformers multilevel inverter with reduced number of switches', IET Power Electron., 2012, 5, (9), pp. 1748-175
38. [32]Tan, C., Xiao, D., Fletcher J. E., Rahman, M. F.: 'Carrier-Based PWM Methods With Common-Mode Voltage Reduction for Five-Phase Coupled Inductor Inverter', IEEE Trans. Ind. Electron., 2016, 63, (1), pp. 526-537
39. [33] Sharifzade, M., Vahedi, H., Portillo, R., Khenar, M., Sheikholeslami, A., Franquelo, L., Al-Haddad, K.: 'Hybrid SHM-SHE Pulse Amplitude Modulation for High Power Four-Leg Inverter'" IEEE Trans. Ind. Electron, 2016, 63, 11, pp. 7234-7242
40. [34]Lee, S. S., Chu, B., Idris, N. R. N., Goh H. H., Heng, Y. E.: 'Switched-Battery Boost-Multilevel Inverter with GA Optimized SHEPWM for Standalone Application', IEEE Trans. Ind. Electron., 2016, 63, (4), pp. 2133-2142
41. [35] Ashraf Gandomi, A., Saeidabadi, S., Hosseini, S. H., Babaei, E., Sabahi, M.: 'Transformer-based inverter with reduced number of switches for renewable energy applications', IET Power Electron., 2015, 8, (10), pp. 1875-1884
42. [36] Std. 519-1992: 'IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems', 1992.
